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Abstract—The increasing popularity of Graphics Pro-
cessing Units (GPUs), has brought renewed attention to
old problems related to the Single Instruction, Multiple
Data execution model. One of these problems is the
reconvergence of divergent threads. A divergence happens
at a conditional branch when different threads disagree
on the path to follow upon reaching this split point. Diver-
gences may impose a heavy burden on the performance of
parallel programs. In this paper we propose a compiler-
level optimization to mitigate this performance loss. This
optimization consists in merging function call sites located
at different paths that sprout from the same branch. We
show that our optimization adds negligible overhead on
the compiler. It does not slowdown programs in which it is
not applicable, and accelerates substantially those in which
it is. As an example, we have been able to speed up the
well known SPLASH Fast Fourier Transform benchmark
by 11%.
Keywords-compilers; parallelism; optimization
I. INTRODUCTION
Graphics Processing Units (GPUs) are becoming a
staple hardware in the high-performance world. They
provide a simple, cheap, and efficient platform in which
parallel applications can be developed [1]. Since the
release of CUDA, in early 2006 [2], a plethora of
programming patterns and algorithms have been de-
signed to run in this environment, touching multiple
fields of knowledge, including Biology, Chemistry and
Physics [3].
The basic operating principle of this hardware con-
sists in running the threads of Single Program, Multiple
Data (SPMD) programs in lockstep, so to execute their
identical instructions on Single Instruction, Multiple
Data (SIMD) units. This execution model is, nowadays,
known as Single Instruction, Multiple Threads (SIMT),
a term coined by Nvidia’s engineers [1]. SIMT execu-
tion has gained momentum beyond the graphics pro-
cessing ecosystem. SPMD programming environments
like OpenCL1, OpenACC2 or OpenMP 4.03 can target
1http://www.khronos.org/opencl/
2http://www.openacc.org/
3http://openmp.org/
SIMD architectures like GPUs, multi-core CPUs with
SIMD extensions, and even Intel Xeon Phi accelerators.
Nevertheless, in spite of all these advances, pro-
gramming SPMD applications for SIMD architectures
remains a challenging task. One of the reasons be-
hind this difficulty is a phenomenon known as Thread
Divergence. When facing a conditional branch, two
threads diverge if they disagree on which path to take.
Divergences are a problem because they have an impact
on the program’s performance. In other words, a diver-
gence splits threads into two groups, upon reaching a
conditional branch. Only one of these groups contain
threads that do useful work at a given point in time.
We have designed, implemented and tested a compiler
optimization that mitigates this performance loss. We
name this optimization Fusion of Calling Sites (FCS).
Our optimization relies on a simple idea: threads should
enter functions in lockstep to minimize the effects of
divergences. Therefore, whenever a function is invoked
at the two different paths that stem from a conditional
test, we merge the two calling sites into one single
invocation of that function. This optimization can ben-
efit implicit SIMD architectures, such as those found in
GPUs, and explicit SIMD hardware like the Xeon Phi.
In the latter case, the compiler merges threads together
to form SIMD instruction, handling divergence with
mask-predicated instructions [4].
As we show in Section III, our algorithm scans blocks
of code within the program, performing the merging
whenever it is possible. In this paper, we demonstrate
that our optimization is: (i) easy to implement, (ii)
innocuous when non-applicable and (iii) effective when
used. Our optimization has low computational complex-
ity in practice. In other words, it always applies a con-
stant number of operations per pair of calling sites that
it merges. If a program does not present any opportunity
for this merging to happen, then we do not impose
any runtime overhead onto the compiler, nor onto the
executable program, once it is deployed. In Section IV,
we show the potential of our optimization through a toy
benchmark, and show its applicability in the well-known
implementation of Fast Fourier Transform available in
SPLASH4. In the former benchmark, FCS reduces the
number of divergent instructions by 55%, and on the
latter by 11%.
II. OVERVIEW OF THE APPROACH
Figure 1 will let us illustrate thread divergences.
This phenomenon characterizes the Single Instruction,
Multiple Data execution model typical of Graphics
Processing Units. These processors organize threads in
groups that execute in lockstep. Such groups are called
4http://www.capsl.udel.edu/splash/
l0: c = Tid % 2
l1: bz c, l5
l2: m = Tid × 1000
l3: a = Tid + 1
l4: d1 = divide(m, a)
l5: m1 = Tid × 2000
l6: a1 = Tid + 2
l7: p = read()
l8: p1 = p × a1
l9: d2 = divide(m1, a1)
l10: print(p1)
l11: sync
l12: R = (d1, d2)
l13: print(R)
if (Tid % 2) {
    m = Tid * 1000;
    a = Tid + 1
    R = divide(m, a)
} else {
    m1 = Tid * 2000;
    a1 = Tid + 2;
    p = read();
    p1 = p * a1
    R = divide(m1, a1);
    print(p1);
}
print(R);
Cycle Instruction t0 t1 t2 t3
14 c = Tid%2 X X X X
15 bz c, then X X X X
16 m = Tid × 1000 X • X •
17 a = Tid + 1 X • X •
18 d1 = divide(m,a) X • X •
. . .
118 m1 = Tid × 2000 • X • X
119 a1 = Tid + 2 • X • X
120 p = read() • X • X
121 p1 = p × a1 • X • X
122 d2 = divide(m,a) • X • X
. . .
222 print(p1) • X • X
223 sync X X X X
224 R = phi(d1, d2) X X X X
225 print(R) X X X X
Figure 1: (Top) A program whose performance may
experience a slowdown due to divergences. (Bottom) An
execution trace of the program. If a thread t executes
an instruction at cycle j, we mark the entry (t, j) with
X. Otherwise, we mark it with •. In this example we
assume that each invocation of function divide takes
one hundred cycles to execute.
warps in NVIDIA’s jargon, or wavefronts in AMD’s. We
can imagine that threads in the same warp use different
arithmetic and logic units, but share the same instruction
control logic. Control flow divergences happen when
threads in a warp follow different paths after processing
the same branch. If the branching condition is data
divergent, then it might be true to some threads, and
false to others. In face of divergences, some threads will
take the “then” part of the branch in Figure 1, and others
will take the “else” part. Due to the shared instruction
control logic, only one group of threads will be allowed
to do useful work at a given instant. The execution trace
at the bottom of Figure 1 shows which threads are active
at each cycle, assuming an architecture that allows four
threads simultaneously in flight.
When two threads diverge, the hardware should re-
converge them as earlier as possible to maximize the
amount of active workers per cycles. A reconvergence
point is the earliest instruction in the program where
we can expect control flow paths to join regardless of
the outcome or target of the divergent branch. Fung et
al. have shown that the post-dominator of a branch is –
usually – the best place to reconverge threads [5]. We
say that a node v in a CFG post-dominates a node u
if any path from v to the end of the CFG must go
across u. In Figure 1, basic block end is the post-
dominator of every other block. Yet, as Fung et al.
themselves have also shown, reconverging threads at the
post-dominators of branches is far from being a perfect
solution to divergences. Figure 1 illustrates this situation
particularly well.
The divide function is invoked at both sides of
the branch in Figure 1. Even though this function must
be executed by all the threads that reach the divergent
branch, these threads will be entering the function
at different execution cycles due to the divergence.
Consequently, the instructions that constitute function
divide will be called twice: once for the threads in
the “then” part of the branch, and another time for the
threads in the “else” part. In this case, reconverging
threads at post-dominators of divergent points will not
avoid the redundant execution of divide. If divide
runs for a long time, then we will be missing the oppor-
tunity to share many execution cycles among different
threads. The goal of FCS is to reconverge threads at the
entry points of functions. We will accomplish this goal
by changing the structure of the program’s control flow
graph, as we will explain in the next section.
III. FUSION OF CALLING SITES
Figure 2 provides a high-level view of FCS. The
function merge call site tries to join call sites, until
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this action is no longer possible. If a merging happens,
then the function invokes itself recursively, otherwise
the optimization terminates. Candidate branches are
found via the function find joinable calls, which is
also depicted in Figure 2. This procedure looks for paths
that stem from the same branch `b and that lead to
different calls of the same function F .
merge_call_site:
    input: Program P
    output: Program P'
    if (lb, l1, l2) = find_joinable_calls(P):
        P' = merge_cfg(P, lb, l1, l2)
        return merge_call_site(P')
    else:
        P' = P
        return P'
find_joinable_calls():
    input: Program P
    output: (Label lb, Label l1, Label l2)
    for each branch lb in P:
        let lp = post-dominator of lb
        if ∃ path t1 from lb to lp
           ∃ path t2 from lb to lp
           t1  t2 = ∅
           t1 ⊃ call to F at l1
           t2 ⊃ call to F at l2
           return (lb, l1, l2)
Figure 2: Main routines that perform the fusion of
calling sites.
We use the program from Figure 1 as an example to
illustrate our transformation. The program in that figure
has one candidate branch, at label `1. Our function
find joinable calls will detect two paths from this
branch leading to invocations of the same function.
The first path is formed by the sequence of labels
`1 → `2 → `3 → `4. The second path if formed by
the sequence `1 → `5 → `6 → `7 → `8 → `9. After
finding the paths, our routine merge cfg will produce
a new version of the program.
Figure 4 provides an overview of the transformation
that merge cfg performs. This function creates a com-
mon label, e.g., `r, that will join the two call sites
that we want to fuse. We use the φ-functions of the
Static Single Assignment [6] (SSA) form to join function
arguments. SSA form is a program representation in
which each variable has only one definition site [6].
merge_cfg():
    input: Program P, Label lb , l1 , l2
    output: Program P'
    let r1 = F(p11, ..., p1n) be at l1 in P
    let r2 = F(p21, ..., p2n) be at l2 in P
    let p1 = ɸ(p11, p21)
    ...
    let pn = ɸ(p1n, p2n)
    replace l1 by "goto lr" in P
    replace l2 by "goto lr" in P
    create "lr: p1; ...; pn; r = F(p1, ..., pn);
    create "lr+1: branch equal to lb
                targeting such(l1) and succ(l2)
    rename every use of r1 to r in P
    rename every use of r2 to r in P
    P' = strictify_program(P)
    return P'
1
2
3
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6
7
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17
Figure 3: Routine that transforms the program’s control
flow graph. We let succ(`) be the unique successor of
label `.
Nowadays, almost every compiler uses this intermediate
representation to manipulate programs. The SSA format
relies on φ-functions to join different variables into
common names. Going back to Figure 4, an instruction
such as a1 = φ(a11, a21) will assign to variable a1 the
value of a11 if the program flow reaches that operation
through label `1, and will assign a21 to a1, if the
program flow comes through label `2. Figure 5 shows
the program that we obtain after applying the FCS
optimization onto the function seen in Figure 1. This
time we have only one invocation site for function
divide, which will be reached independent on the way
that we branch at `1. The branch immediately after the
new label `r is used to preserve the program flow after
the execution of divide.
Ensuring Strictness: We notice that the transformed
program contains a path in which variable p1 is used
without being defined: `0 → `1 → `2 → `3 →
`4 → `r → `r+1 → `10. In this case we say that
the program is not strict. Strictness is a very important
requirement imposed by the Static Single Assignment
form. It ensures the key SSA property: the definition of a
variable dominates all its uses. After our transformation,
we may have programs that are not strict, as we have
seen in the example. To obtain strictness back, we
apply the function strictify program in the transformed
code. This function inserts dummy definitions to all the
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lb-1: p = cond
lb   : brz p
l1: F(a11, ..., a1n)
l2: F(a21, ..., a2n)
lp
lr: a1 = ɸ(a11, a21)
     ...
     an = ɸ(a11, a21)
     F(a1, ..., an)
lr+1: brz p 
l1: goto lr
lp
lb-1: p = cond
lb   : brz p
l2: goto lr
succ(l1) succ(l2)
Original Program Transformed Program
Figure 4: Overview of the transformation that we
perform to join function calls.
variables defined within the scope of the branch, and
that were used after the fused call. In our example, p1
is the only such variable. If a variable is used at one side
of the branch, then the dummy definition is inserted in
the other side. Figure 6 shows this transformation.
Termination: The function merge call site always
terminates due to a simple argument: the fusion of
two function call sites do not enable the fusion of
further calls. In other words, if a program has a number
N of branches that pass the profit test performed by
the function find joinable calls; then no more than N
branches will be fused by our optimization. Therefore,
as the number of branches in a program is limited, our
algorithm is guaranteed to terminate.
Complexity: We call function merge call site recur-
sively at most once per potentially profitable branch in
the program. Each call of this function scans all the
conditional tests in a program, looking for the most
profitable fusion (see line 14 of find joinable calls in
Figure 2). If we have O(N) blocks in the program, we
may have to inspect O(N) branches. Each inspection
is O(N), as it involves a traversal of the paths that
sprout away from the conditional. If two calls must be
merged, then we resort to function merge cfg, whose
complexity is bound by strictify program. This last
function is standard in compilers, and runs in O(N).
Therefore, our functions (merge call site, merge cfg
and strictify program) run – together – in O(N4).
l0: c = Tid % 2
l1: bz c, l5
l2: m = Tid × 1000
l3: a = Tid + 1
l4: sync
l5: goto lr
l5: m1 = Tid × 2000
l6: a1 = Tid + 2
l7: p = read()
l8: p1 = p × a1
l9: sync
l10: goto lr
l12: sync
l13: R = d
l14: print(R)
lr: m2 = ɸ(m, m1)
     a2 = ɸ(a, a1)
     d = divide(m2, a2)
lr+1: bz c, l11
l11: print(p1)
Figure 5: Transformed version of the program earlier
seen in Figure 1.
l3: ...
lp: paux = NULL
l4: goto lr
l7: ...
l8: p1 = p × a1
l9: goto lr
lr: pdef = ɸ(paux, p1)
     m2 = ɸ(m, m1)
     a2 = ɸ(a, a1)
     d = divide(m2, a2)
lr+1: bz c, l10
l10: print(pdef)
Figure 6: New definitions of p1 to ensure strictness.
This complexity may seem very high at a first glance.
However, in practice only a handful of branches lead to
two different calls of the same function. Furthermore,
if we order the branches by profit, then we can inspect
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each one of them in line 14 of find joinable calls at
most once. Therefore, in practice our optimization runs
in O(N2), where N is the number of basic blocks in
the program code.
Cycle Instruction t0 t1 t2 t3
14 c = Tid%2 X X X X
15 bz c, then X X X X
. . .
16 m = Tid × 1000 X • X •
17 a = Tid + 1 X • X •
. . .
25 m1 = Tid × 2000 • X • X
26 a1 = Tid + 2 • X • X
27 p = read() • X • X
28 p1 = p × a1 • X • X
. . .
45 sync X X X X
46 P = phi(m,m1) X X X X
47 P2 = phi(P, P1) X X X X
48 d1 = divide(P, P1) X X X X
. . .
49 print(P2) • X • X
. . .
51 sync X X X X
52 print(d1) X X X X
Figure 7: (Top) The same program from Figure 1 after
being optimized. (Bottom) An execution trace of the
program. If a thread t executes an instruction at cycle j,
we mark the entry (t, j) with the symbol X. Otherwise,
we mark it with •.
IV. EXPERIMENTAL RESULTS
Experimental setup.: The fusion of calling sites
may be applied onto SPMD programs running on
SIMD machines, following the SIMT execution model.
There are several different computer architectures that
fit into this model, from GPUs and vector units (SSE,
MMX, etc) to Long’s Minimal Multi-Threading ar-
chitectures [7]. As the transformation is performed at
source code level, our technique makes no assumption
about the way the SPMD code is later transformed into
SIMD instructions. Evaluating FCS separately on each
programming environment and each platform would
be tedious. Furthermore, this approach would produce
results that are hard to generalise. Therefore, we chose
to evaluate FCS on general-purpose parallel applications
in a micro-architecture-agnostic simulator which mod-
els an ideal SIMT machine. This simulator has been
implemented by Milanez et al. [8], who have made it
publicly available. The simulator is implemented on top
of the PIN binary instrumentation framework5. The Pin
tool reads the binary and produces traces representing
every instruction that each thread executes. Then, we
replay the traces using different heuristics (that we
describe in the next paragraph) to re-converge threads.
To perform the code transformation, we have used the
LLVM compiler [9]. Our performance numbers have
been obtained in the following way: we run the PIN-
based simulator on the original program that LLVM
produces at its -O3 optimization level. Then, we apply
FCS on that binary, and re-run the simulator.
Heuristics for Thread Reconvergence: our simulator
accepts different thread reconvergence heuristics. Such
heuristics determine the next instruction to be fetched
in an SIMT architecture. We chose to simulate four
heuristics: MinPC, MinSP-PC, MaxFun-MinPC, and
Long-MinSP-PC. These heuristics are described below:
Min-PC: this technique, due to Quinn et al. [10], is the
thread reconvergence heuristics typically adopted in the
implementation of graphics processing units: in face of
divergent lines of execution, the fetcher always chooses
the heuristics with the smallest Program Counter (PC) to
process. The rational behind this heuristics is simple: in
the absence of backward branches, given two program
counters: n and n+1, the latter will be executed after the
former. By fetching the instruction at the lowest PC, the
hardware maximizes the chance of keeping the threads
in lockstep execution.
MinSP-PC: this approach was proposed by Collange [11]
and is built on top of Quinn’s Min-PC heuristic [10]. It
is used in programs that contain function invocations,
and its bedrock is the fact that when a function is
called, the stack grows down. Thus, threads running
more deeply nested function calls have smaller Stack
Pointers (SP). Based on this observation, this heuristic
fetches instructions to threads with the smallest SP,
because it assumes that these threads are behind in the
program’s execution flow.
MaxFun-MinPC: this heuristic, Maximum Function Level -
Minimum PC, is similar to MinSP-PC, but instead of
choosing the smallest SP, it chooses the thread that has
the highest number of activation records on the stack.
Therefore, this heuristic would have the same behavior
of MinSP-MinPC if all activation records had the same
size.
Long: Long et al. [7] have created a heuristic to analyze
redundancies in SIMD programs. Their key idea is to
add memory to each thread. One thread uses the memory
of the others to advance or stall. If the current PC of
a thread t0 is in the recent history of another thread
t1, then thread t0 is probably behind t1. In this case,
t0 needs to progress to catch up with t1. The idea of
Longs heuristic can be used to create other heuristics.
When multiple threads have the same highest priority,
the original heuristic executes these threads alternately,
but the variations of Long’s heuristic use other policies
to choose the next thread to execute. In this paper we
used Long’s with Min-PC: when multiple threads have
5http://www.pintool.org/
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Benchmark LoC Inst Trace Merge
Divide 51 112 581 1
FFT 1,291 2,854 697 4
Fluidanimate 5,712 6,357 5,586 3
Swaptions 1,309 3,742 1,123 3
Figure 8: The benchmarks that we have analyzed. LoC:
number of lines of code, including comments; Inst:
number of assembly instructions; Trace: number of
instructions in millions, that each benchmark executes
with its standard input Merge: number of call sites that
we have merged.
the highest priority, the basic block of the threads with
smallest PC is executed first. Then, all priorities are
recounted again for the next choice.
The Benchmarks: To probe the effectiveness of the
FCS optimization, we chose to apply it on general pur-
pose SPMD applications from the PARSEC/SPLASH
benchmark suite [12]. We have used three programs
from these collections: FFT, Fluidanimate and
Swaptions. Figure 8 shows some characteristics of
these benchmarks. These are the PARSEC programs
that we manage to compile using LLVM 3.4 without
having to acutely modify the benchmark’s source code.
These programs are large, and contain only a handful of
branches that touch the same function call through dif-
ferent program paths. Therefore, the benefits that we can
expect from the application of FCS on these benchmarks
is limited. Hence, to demonstrate the possibilities of our
optimization, we shall add to this suite the program first
seen in Figure 1.
Performance analysis: Figure 9 shows the result of
combining our optimization with different heuristics and
different numbers of available threads. Numbers above
bars show relative speedup compared to not using our
optimization. We performed these experiments on an
Intel Xeon CPU E5-2620 2.00GHz processor with 16
GB of DDR2 RAM running Linux running Ubuntu
12.04 (Kernel 3.2.0). Nevertheless, our results do not de-
pendend on these features, as they have been produced
through simulation. Our experiments let us draw some
conclusions. MinPC-based heuristics (MinSP-PC and
MinPC) tend to benefit more from FCS. This advantage
exists because such heuristics favour the synchoniza-
tion of threads before a function call. For instance, in
Figure 5 both, MinPC and MinSP-PC, will fetch the
instructions in all the smaller labels, e.g., `2−`9, before
grabbing `r, which lays further ahead in the program’s
binary layout. Consequently, the heuristic published by
Long et al. does not benefit as much, because it has
Divide FFT Fluidanimate
1
0.5
1.5
1
0.5
1.5
Divide FFT Fluidanimate
Swaptions
Swaptions
1
0.5
1.5
1
0.5
1.5
Divide
Divide
FFT Fluidanimate Swaptions
FFT Fluidanimate Swaptions
Two Threads
Four Threads
Eight Threads
Sixteen Threads
Ratio (lower is better)
Long_MinSP_PC MaxFun_MinSP MinSP_PC MinPC
56% 56% 56% 53%
3%
55%
3% 3% 0% 0% 2% 2% 2% 0% 0% 0% 0%
34%
55% 55%
13%
4% 4%
-1% -1%
0% 0% 0% 0%
-12%
0% 0%
35%
56% 56% 56%
0%
5% 5%
19%
-1%
0% 0% 0.6% 0% 0% 0%
-0.7%
36%
57% 57% 57%
-6%
5% 5% 5%
-1%
0.8% 0.5% 0.4% 0% 0%0% 0%
Figure 9: Execution time reduction after applying FCS.
been designed in a way that is totally oblivious to the
invocation of functions. Figure 9 also shows that our
optimization does not impact negatively the benchmarks
that we have tested. The only exceptions are due to
MinPC in Swaptions (four threads) and in FFt (16
threads). This negative impact is due to back-edges, e.g.,
jumps that lead the program’s flow back to the beginning
of a loop. In face of repeat-style iterators, which test the
exit condition at the end, MinPC may fail to reconverge
threads within the loop. In this case, the slightly larger
code that we produce ends up causing an increase on
the number of instructions that are not shared among
threads. We have not observed this behavior in the other
heuristics.
On the applicability of Fusion Call Fusion: The
programs seen in Figure 9 contain only a few situations
in which it is possible to merge function calls to
reduce the effects of divergences. Yet, the pattern that
is needed to enable FCS is not rare. To demonstrate
this last statement, we have performed a study on the
programs available in the SPEC CPU 2006 CINT suite,
and in the LLVM test suite. These programs cannot
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Benchmark Instrs Branches Candidates
mcf 2,560 183 1
libquantum 6,446 317 15
astar 8,662 534 10
bzip2 17,439 1,052 6
sjeng 30,275 3,238 30
omnetpp 91,822 4,211 67
hmmer 67,735 4,992 43
h264ref 144,266 7,570 122
gobmk 145,670 13,326 95
xalancbmk 593,895 26,146 758
perlbench 284,039 26,651 228
gcc 801,918 78,316 935
Figure 10: Applicability of the fusion of calling sites
in the integer programs available in SPEC CPU 2006.
benefit from FCS, because they are not coded to run in
parallel. Nevertheless, they will gives us an idea about
how applicable is our optimization. Table 10 shows the
number of branches, and the number of branches that
are candidates for FCS. A branch is a candidate if it
gives origin to two paths along which the same function
is called at least once. We found 2,310 candidates
among 166,536 branches; hence, about 1.4% of the
branches found in SPEC CINT are candidates to FCS.
This proportion of candidates can also be observed
in smaller programs. For instance, Figure 11 shows the
number of branches and candidates in the 84 programs
present in the LLVM test suite, including SPEC CPU
2006, that have more than 100 branches. In total, we
analyzed 308,999 branches and found out 5,333 candi-
dates. The highest proportion of candidate branches has
been observed in SPEC CFLOAT soplex, which gave
us 398 candidates out of 3,298 branches.
V. RELATED WORK
Other Divergence Aware Optimizations: this paper in-
troduces a new optimization to mitigate the performance
loss caused by divergences in GPGPU applications.
There are a number of different optimizations that serve
the same purpose; however, they reduce divergences in
different ways [13], [14], [15], [16], [17], [18]. For
instance, Han et al.’s [15] Branch Distribution hoists
instructions up or down divergence paths to join them at
common program points – we can perform this merging
in the middle of divergence paths. Branch Fusion [14]
is a generalization of Branch Distribution; however, it
does not merge function calls. In other words, the op-
timization of Coutinho et al. bails out when faced with
divergent branches that contain call instructions – this
1.E+00	  
1.E+01	  
1.E+02	  
1.E+03	  
1.E+04	  
1.E+05	  
Number	  of	  Candidates	   Number	  of	  Branches	  
Figure 11: Comparison between number of Branches
and number of candidate branches. Each tick on the X-
axis represents a program with more than 100 branches.
is the exact case that we handle. Another optimization
in this group is if-conversion. However, if-conversion
requires evaluating both sides of the conditional branch
in every case, possibly discarding the computations of
the other side. In SIMT architectures, only paths that are
executed by at least one thread are visited. This implies
that branches paths are kept in different basic blocks
throughout compiler transformations, so optimizations
have to work at the CFG level. If-conversion merge
paths to form a single basic block, enabling the use
of straight-forward intra-block optimizations.
There are other divergence aware optimizations that
target loops, instead of branches, as we do. For instance,
Carrillo et al. [13] have designed a code transformation
called Branch Splitting, which divides parallelizable
loops enclosing multi-path branches. In this way, they
produce multiple loops, each one with a single control
flow path. In similar lines, Lee et al. [16] have proposed
Loop Collapsing, a technique that reduces divergences
by combining multiple divergence loops into common
iterators. Han et al. [15] have further extended Lee’s
approach with the notion of Iteration Delaying. This
transformation recombines loops containing divergent
branches, so that threads tend to remain together for a
longer time. None of these optimizations is designed
to handle function calls specifically, and, more impor-
tantly: none of them would be able to carry out the
optimization that we discuss in this paper.
Function-Aware Heuristics to Reconverge Threads:
there exist different heuristics implemented at the hard-
ware level that enforce early reconvergence of divergent
threads [19], [20], [21], [7]. In particular, Milanez et
al. [8] have proposed the Min-SP-PC technique, one of
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the heuristics that we use in this paper. We emphasize
that our work is orthogonal and complementary to these
research efforts. Our optimization can be applied on
programs independent on the heuristic used to recon-
verge threads. Nevertheless, as we have observed in
Section IV, some of these heuristics yield greater benefit
when combined with our approach.
VI. CONCLUSION
This paper has introduced Fusion of calling sites, a
new compiler optimization that mitigates the negative
impact caused by divergences on applications running in
SIMD fashion. This optimization consists in rearranging
the control flow graph of a program, so to merge
different function call sites at common program points.
In this way, the merged function can be invoked together
by divergent threads. There exists, presently, a great deal
of effort to develop techniques, at the hardware and
software level, to reduce the effects of divergences. Our
work is complementary to these efforts: our gains are
cumulative with the increasing performance of graphics
cards, and it adds a negligible cost over compilation
time. More importantly, we believe that optimizations
such as Fusion of calling sites contribute to shield
application developers from particularities of the par-
allel hardware, such as divergence and reconvergence
of threads.
Software: the software used in this paper, including our
simulator and binary instrumentation tool, is available
at https://github.com/dougct/function-call-fusion.
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